



(12) **United States Patent**
Catherwood et al.

(10) **Patent No.:** **US 12,093,688 B2**
(45) **Date of Patent:** **Sep. 17, 2024**

(54) **MULTIBIT SHIFT INSTRUCTION**

(56) **References Cited**

(71) Applicant: **Microchip Technology Incorporated**,
Chandler, AZ (US)

U.S. PATENT DOCUMENTS

(72) Inventors: **Michael Catherwood**, Tyler, TX (US);
David Mickey, Chandler, AZ (US);
Ashish Desai, Chandler, AZ (US);
Jason Sachs, Chandler, AZ (US);
Calum Wilkie, Chandler, AZ (US)

5,559,730 A 9/1996 Marui et al. 708/209
6,738,895 B1 * 5/2004 Klein G06F 9/32
712/228
2005/0050120 A1 3/2005 Shih 708/209
2005/0114631 A1 * 5/2005 Liang G06F 9/30032
712/E9.034
2009/0049284 A1 * 2/2009 Morris G06F 9/30021
712/225
2018/0307486 A1 * 10/2018 Botman G06F 7/00

(73) Assignee: **Microchip Technology Incorporated**,
Chandler, AZ (US)

OTHER PUBLICATIONS

(*) Notice: Subject to any disclaimer, the term of this
patent is extended or adjusted under 35
U.S.C. 154(b) by 0 days.

International Search Report and Written Opinion, Application No.
PCT/US2022/050264, 10 pages.

* cited by examiner

(21) Appl. No.: **17/989,067**

(22) Filed: **Nov. 17, 2022**

Primary Examiner — Michael J Metzger

(74) Attorney, Agent, or Firm — SLAYDEN GRUBERT
BEARD PLLC

(65) **Prior Publication Data**

US 2023/0176867 A1 Jun. 8, 2023

Related U.S. Application Data

(63) Continuation of application No. 17/982,980, filed on
Nov. 8, 2022, now abandoned.

(60) Provisional application No. 63/285,752, filed on Dec.
3, 2021.

(51) **Int. Cl.**
G06F 9/30 (2018.01)

(52) **U.S. Cl.**
CPC **G06F 9/30032** (2013.01); **G06F 9/30123**
(2013.01)

(58) **Field of Classification Search**
CPC G06F 9/30032; G06F 9/30123
See application file for complete search history.

(57) **ABSTRACT**

An article of manufacture includes a non-transitory machine-readable medium. The medium includes instructions that cause a processor to execute a shift instruction. The shift instruction is to cause a source data in memory to be shifted left or shifted right. The shift instruction is to include a source parameter and a bit size parameter. The processor is to execute the shift instruction through a shift of a first source word of the source data by the bit size parameter to yield a first intermediate word, a shift of a second source word of the source data by the bit size parameter to yield a second intermediate word and a first set of shifted-out bits, and through execution of a logical OR operation on the first intermediate word and the first set of shifted-out bits to yield a first result word.

20 Claims, 6 Drawing Sheets

