US005604701A

United States Patent [19]

Alexander et al.

[11] Patent Number: 5,604,701

[45] Date of Patent: Feb. 18, 1997

[54] **INITIALIZING A READ PIPELINE OF A NON-VOLATILE SEQUENTIAL MEMORY DEVICE**

[75] Inventors: **Samuel E. Alexander**, Phoenix; **Kent D. Hewitt**, Gilbert, both of Ariz.

[73] Assignee: **Microchip Technology Incorporated**, Chandler, Ariz.

[21] Appl. No.: **508,331**

[22] Filed: **Jul. 27, 1995**

[51] **Int. Cl.**[6] **G11C 7/00**

[52] **U.S. Cl.** **365/189.02**; 365/189.05

[58] **Field of Search** 365/189.02, 189.05, 365/205, 221, 230.02; 395/494, 496

[56] **References Cited**

U.S. PATENT DOCUMENTS

4,817,054	3/1989	Banerjee	365/189.02
4,954,987	9/1990	Auvinen	365/189.02
5,262,990	11/1993	Mills	365/189.02

Primary Examiner—David C. Nelms
Assistant Examiner—Son Mai
Attorney, Agent, or Firm—Wigman, Cohen, Leitner & Myers, P.C.

[57] **ABSTRACT**

A sequential memory device having a read pipeline data structure for reading data from a bitline of a memory array of the device is disclosed. The read pipeline data structure includes at least one data path including a sense amp for sensing the logic level appearing on the bitline, a flip-flop for providing an output signal indicative of the data bits received on the bitline, and means for initializing the data path upon power up of the device such that the first data bit from the memory array is available for output from the device without the need and before the occurrence of a clock signal.

12 Claims, 3 Drawing Sheets

