US006057705A

United States Patent [19]

Wojewoda et al.

[11] **Patent Number: 6,057,705**

[45] **Date of Patent: May 2, 2000**

[54] **PROGRAMMABLE PIN DESIGNATION FOR SEMICONDUCTOR DEVICES**

[75] Inventors: **Igor Wojewoda**; **Rodney J. Drake**, both of Phoenix; **Brian E. Boles**, Mesa, all of Ariz.

[73] Assignee: **Microchip Technology Incorporated**, Chandler, Ariz.

[21] Appl. No.: **09/085,826**

[22] Filed: **May 28, 1998**

[51] **Int. Cl.**[7] **G06F 7/38**; H03K 19/173

[52] **U.S. Cl.** **326/38**; 326/37

[58] **Field of Search** 326/38, 37, 39, 326/40

[56] **References Cited**

U.S. PATENT DOCUMENTS

4,495,603	1/1985	Varshney .	
5,233,539	8/1993	Agrawal et al.	364/489
5,473,758	12/1995	Allen et al. .	
5,504,439	4/1996	Tavana	326/38
5,594,367	1/1997	Trimberger et al.	326/38
5,686,844	11/1997	Hull et al. .	
5,744,980	4/1998	McGowan et al.	326/40
5,811,985	9/1998	Trimberger et al.	326/38

Primary Examiner—Michael Tokar
Assistant Examiner—Daniel D. Chang
Attorney, Agent, or Firm—Ronald L. Chichester; Paul N. Katz; Frohwitter

[57] **ABSTRACT**

The invention allows the programmer to designate one or more pins on a semiconductor device as either address pins, which are in addition to a predetermined set of address lines or as alternate I/O pins. The object of the invention is to provide the programmer with the capability of defining with preciseness the particular size of the address bus needed for a specific application. The invention is comprised of a programming port, optional programming logic, configuration logic, selection logic and a set of pins that may be configured as per the programmer's requirements. The invention is to exist on a single, monolithic semiconductor device.

7 Claims, 3 Drawing Sheets

